international ELECTRON DEVICES meeting

1993

WASHINGTON, DC DECEMBER 5-8, 1993

BEST AVAILABLE COPY

BEST AVAILABLE COPY

urrent is at a maximum when the leakage trap is ecay length towards the source), the leakage .17µm from the gate edge. The spatial width of the nd two drain biases, showing a greater distribution f leakage currents for increasing drain bias. For the mulations (2x1019 cm·3 with an 0.08µm exponential articular TFT geometry and drain doping used in the naximum leakage is approximately 0.15µm fgf _d= 10V and almost a factor of two lower, at 0.08μfn, or Va = 5Volts.

simulated drain ependence of the TFT leakage current for Figure 7 shows the

2 Vdrain (V) A /2-=-2/ A *...* Vg=-5/B •···• V9=-2/B A 15:= 5/ A 4-6 Vg=0/A $V_9 = 0/8$ 1(A/µm)

labelled B, correspond to the leakage thap 0.27 µm 0.17 µm from the gate edge, while the solid points points, labelled A , correspond to the leakage trap Figure 7. Simulated leakage current versus drain bias for three different gate biasses. The ppen from the gate edge. lifferent gate voltages, from 0V, ·2V ahd ·5V, for two urrents. These two trap positions could correspond o two different devices or even the same device with the leakage current is independent of the conductance of the poly-Si channel between ource and drain. Whereas in previous work it has seen assumed that the leakage at low drain bias is he source and drain terminals reversed [2]. At low eakage trap position, as it is purely determined by lifferent positions of the trap causing leakage

the feakage current is purely a result of drift-diffusion linear with drain bias, as the gate is depleting the channel of majority carriers causing an effective "pinch-off" condition where the current is relatively Independent of drain voltage. At high Vds the high field tunneling mechanism becomes dominant, and minority carriers are generated near to the drain, caused by thermionic emission from the source, this mechanism has not been incorporated into our model. At low drain bias our simulations predict that cyfrents in the channel. However, the current is subcausing device leakage to depend on the position of the traps within the TFT.

Conclusions

in conclusion, for-the first time we have successfully simulated the bias, temperature dependence and statistical behaviour of leakage currents in poly-Si TFTs. We have also demonstrated that the activation of the Jeakage current is determined by the modulation of the barrier to captier injection near to the TFT/source.

performance and reduces the number of driver ICs by half.

The authors would like to thank Prof. Misha Shur from the University of Virginia and their many colleagues at Xerox PARC for valuable discussions.

1) M. Hack and A.G. Lewis, "Avalanche-Induced effects in polysilican thinffilm transistors," IEEE EDL, vol. 12, pp. 203-

temperatures (>600°C) (1). Larger size (~10 inch) LCDs,

circuits(2). This is because (i) a-Si:II TFTs can be fabricated at low temperatures (<300°C) on cheap glass substrates by plasma CVD (PCVD) processes and (ii) they have a low offan inverted staggered structure which is totally different from a coplanar structure of conventional poly-Si TFTs. Poly-Si TFTs can be fabricated by laser annealing at low temperatures, but their poor uniformity and high off-current prevents their Based on these points, the concept of a-Si TFT LCDs with poly-Si TFT circuits produced by local laser annealing was

curent, ideal for addressing elements. The a-Si:H TFTs have

2) I-Wei Wu, A.G. Lewis, T.-Y. Huang, W.B. Jackson and A. "Mechanism and device to device variation of leakage current in polysilicon thin film transistors," IEDM Tech. Digest pp. 867-870, 1990 205 May 1991 Chiang.

3) S.K. Madan and A.D. Antoniadis, IEEE Trans. Electron Devices, ED-33, 1518 (1986)

4) 1.G. Fossum, A. Ortiz-Conde, H. Shichijo , S.K. Banerjee,

5) B.A. Khan and R. Pandya, Mat. Res. Soc. Symp. Proc. vol. IEEE Trans. Electron Devices, ED-32, 1878 (1985) 106, 353 (1988)

6) J.R. Ayres, S.D. Brotherton, N.D. Young. OPTOELECTRONICS - Devices and Technologies, vol. 7, 301

SONYIA三本老 ナスパスライン=本も対応 An LCD Addressed by a-Si:II TFTs with Peripheral poly-Si TFT Circuits Hitachi Research Laboratory, Hitachi Ltd., 7-1-1, Ohmika-cho, Hitachi, Ibaraki, 319-12, Japan T. Tanaka, H. Asuma, K. Ogawa, Y. Shinagawa, K. Ono and N. Konishi

ICの出カー本に対()

高し

ソースドライバ外付けIC方式。

Poly-S! TFT Structure and Fabrication

Fig 1 shows a cross sectional view of a poly-Si TFT with the undoped double (poly/a) \$i layers and an n tontact layer on the side wall of the Si layers. The gate electrode is on a glass by plasma CVD at 300°C. The poly-Si layer (40 nm) is inverted staggered structure. This structure is characterized by substrate (Corning 7059). The gate insulator is a multilayer of Al2O3, formed by anodic oxidization, and SiN:11, formed obtained by XeCI excimer laser annealing of a-Si:11 deposited by PCVD at 250°C using monusilane and hydrogen gas. Using such a thin layer ensures thorough annealing to the bottom where the conduction channel will be formed. The annealing is performed at room temperature without preheating because the heating can de-hydrogenate the a-Si films in the addressing area, degrading the characteristics. The standard energy density of the beam is 200mJ/cm2. The homogenized beam, an 8mm square, is irradiated onto the substrate with a 1mm overlap region between successive a-Si (200nm) films are redeposited by PCVD to protect the poly-Si channel against subsequent dry etching of n+ Si. The maximum temperature during fabrication is 300°C for the gate SiN deposition. A.Si:11 TFTs for addressing elements can be fabricated by omitting the laser unnealing (a-Si/a-Si layers). pulse beams by moving the substrate stepwise. by peripheral laser unneating of plasma CVD a-Si:tt films on TFT characteristics resulting in mobility of 20 cm2/Vs and on/off ratio of 106. The fabrication process, carried out below Poly-Si TFTs of an inverted staggered structure are fabricated SiN gate insulator. The side contact structure improves the The LCD using a switch matrix of poly Si TFTs has good 300°C, is compatible with conventional a-Si TFT processes. for cost reduction and compactness. The polycrystalline for small size (-1 inch) LCDs produced by low pressure chemical vapor deposition (LPCVD) processes at high ntegration of driving circuits in liquid crystal displays (LCD) addressed by thin film transistors (TFTs) has been investigated silicon (poly-Si) TFT circuits have been applied successfully however, have been mass-produced with addressing amorphous silicon (a-Si) TFTs without the driving




Fig.1 Cross section of poly-Si TFT

staggered poly-Si TFT by excimer laser irradiation on a-Si:H

40.00

This paper presents a fabrication method for an inverted films. A 2.3 inch a-Si:H TFT LCD with poly-Si TFT circuits is fabricated to examine the functionality of the circuits. Effects of the proposed TFT structure on the device

proposed on the basis of conventional a-Si:11 technology (3).

application for addressing elements.

0-7803-1450-6 \$3.00 @ 1993 IEEE

BEST AVAILABLE COPY





Fig. 2 ID-VG characteristics of TFTs.

Two types of electrode structures were examined. One was the top contact structure as shown in Fig. 1 for which the polyfa Si layers were patterned and the plusphorous doped a.Si;H layers and source/drain electrodes were fabricated surcessively. The other was the side contact structure which had n.Si only on the tup of the a.Si byers.

TFT Characteristic

Fig.2 shows drain current (ID)-gate voltage (VG) characteristics of the poly-Si TFT gotten by laser annealing of PCVD film and an a-Si:H TFT formed without annealing. Field effect mobility of the poly-Si TFT is 20cm2/vs which performance was measured for 265 TFI's fabricated on a is 60 times higher than that of the a-Si TFT. Device substrute with a 0.3 mm step. Fig 3 shows the mubility distribution for the TFTs. The mobility becomes periodically smaller every 8inm. This periodicity is auributed to the of about 150 mJ/cm² at the beam edge, the mobility can not be improved even by successive 200m1/cm2 irradiation.(4) hydrogen according to FT-IR and X-ray diffraction methods. superposition effect of the beam and its energy distribution. Other annealing experiments with different energy densities have shown that once the film is annealed with low energies The film annealed with the 150ml/cm² beam is chuncterized as micro-crystal or amorphous Si with a small amount of




(measured using test elements).

TFI with uniform characteristics can be obtained, except in a 0.6mm strip in the 1 mm overlap regions. The mobility is more than 10cm²/vs even in that 0.6mm region, which is high enough for switch matrix elements.

Source and drain electrode structure

Fig.4 shows 1D-VG characteristics of TFTs with different source/drain electrode structures. On-state current at a low drain voluge of 0.1V is one order smaller for the top connect structure (dashed line) than that for the side connect structure



VG (V)
Fig.4 Effect of electrode structure on ID-VG charcleristics.

can flow out directly to the electrode resulting in higher values of the current. This side contact structure can also improve the off state characteristics. The current in the side counset structure is smaller than that of the top contact structure by several orders. This is because the holes can be blocked by the n*5i layer at the side contact white they can be injected frestly into the drain metal in the top contact structure. The on/off current ratio of the side contact structure. TFT is as high as 10⁶.

ş

2

(%) sisn gnignarto

.....

8

The charging characteristics were measured with a load capaciance equivalent to the drain line capaciance in a large LCD. They are shown in Fig. 5. The capaciance can be charged by the TFT in $7 \mu s$ which is one fifth of the gue addressing time in pixels for VGA type LCDs.

5

3

a-Si:11 TFT LCD with poly-Si TFT circuits

(W/L-1000/10, VG-19V, VD-14V, C-90pF).

Fig. 5 Charging characteristics of poly-SI TFTs

(solid line). This is due to the series resistance between the electrode and the conduction channel in the poly-Si. Fig 6 shows a schematic of the a-Si:H TFT LCD with an Pretumbly, naive oxide at the a-Sipoly-Si interface founded array of poly-Si iFTs which can halve the number of the at the time of air exposure between the two steps of drain driver [Cs. The poly-Si TFTs connect each output Sideposition. Current in the top contact structure must flow terminal of the driver IC to two drain incs in the pixel area out from the channel poly-Si across the resistive naive oxide. The signal voltages for the two lines are supplied successively to the drain electrode. In the side contact IFT, the current while a pixel pare the selected. No interconnection points




Fig. 6 Schematic of peripheral circuit (50% reduction in number of driver ICs).

3.3

35

15.3.2

(160x320 a·Si TFT, 2.3"diagonal) Display area (320 poly-Si TFTs) Peripheral circuit Drain line to driver Drain line to display area poly-Si TFT Gate line In circuit

Fig.7 Photograph of fabricated circuil.

state characteristics significantly. The process, using PCVD and XeCl laser annealing, is closely compatible with the Fig.8 Displayed image of protolype LCD. we needed between gate and drain lines in the circuit. The array consists of only n-ch poly-Si TFFs. Therefore the LCD can be fabricated on the basis of conventional a-Si:11 TFT

References

Ξ

7 shows a photograph of the poly-Si TFT circuit fabricated. Fig. 8 is a displayed image in the 2.3 inch LCD good uniformity in the display area and sharp contrast between adjacent pixels, confirming functionality of the circuits.

addressed by a-Si TFFs with the poly-Si 1FF array. It has

mass-production processes of large size a-Si TFT LCDs.

technologies with only laser unnealing applied to the circuit

N. Konishi, "10.4-in, diagonal multicolor display using amorphous silicon TFT-LCD", Proc. Japan Display '89, LC video displays addressed by poly-Si TFTs", SID 84 II. Ohsimu, "4.25-in. and 1.51-in. B/W and full-color S. Morozumi, K. Oguchi, T. Misawa, R. Arai and M. Sasuga, K. Suzuki, M. Satoh, T. Futami and Digest,pp316-319(1984)

3

Further reduction of IC number can be expected thanks to the

high-speed charging (Fig.5) by simply increasing the number

of lines connected to each terminal of the driver ICs.

laser-recrystallized and hydrogen-radical annealed poly. High mobility bottom gate thin film transistors with K.Shimizu, II. Hosoya, O. Sugiura and M. Massumura, silicon films,".Jp. J. Appl. Phys., Vol.30.pp3704-3709(1991)

pp510-513(1989)

6

staggered polycrystalline silicon thin film transistors K. Onu, K. Ogawa, H. Sakuta and N. Konishi, "Invert fabricated by excimer laser irradiation (in Japanese)". Irans. IEICE, 176.C.II, pp249-255(1993)

€

TFTs has been developed and fabricated with all steps carried

A 2.3 inch a-Si:H TFT LCD with a switch matrix of poly-Si out below 300°C. The poly- Si TITS have an invented staggered structure with pxly-Si and a-Si double layer. The side contact structure of the TFTs improves the on- and off.

Summary

A NOVEL FLOATING GATE SPACER POLYSILICON TIFT

ALL THE STATE OF T

The state of the s

Tiemin Zhao, Min Cao, James D. Plummer, and Krishna C. Saraswar Center for Integrated Systems, Stanford University, Stanford CA 94305

This paper reports on a new polyailicon TFT device utilizing a polysilicon floating gate spacer (FGS) to reduce the OFF-state leakage current and suppress the kink effect while maintaining structure is simple and self-aligned. The FGS concept/applies to both active matrix liquid crystal displays (AMJCD) and better ON/OFF current ratio than both conventional non-Lp6 TFT devices and LDD devices with axide spacers. The gévice a reasonable ON current. The new device has demonstrated a SRAM applications.

uid crystal displaya (AMLCD) and SRAM applications. One tion via grain boundaries caused by the high elecure field at Polysilicon TFTs have been widely used infactive matrix liqof the major problems of these TPTs is the OFF-state leakage current, which causes charge loss in LCDs and high standby power dissipation in SRAMs. The maif mechanism for the Conventional LDD structures [3] and Offsly Drain strughers leakage current generation has been identified as field emis-[4] have been used to reduce the drain field, beereby seducing the drain [1]. Experimental data and amulation show the the leakage current. However, these arructure also significantly reduce the ON current due to the extra series registance structure using polysilicon flosting gate spacer FOS) technol-Who drain Bold (2) introduced. We have successfully developed A new LDE strong dependance of leakage current on ogy to solve this problem.

Device Structure

The structures of the FGS device, the okide spacer LDD FGS device, the polysilicon side-wall spafer is isolated from device, and the non-LDD device are shown in Fig. 1. In the gate voltage and the drain voltage through capacitive coupling. In the OFF state ($V_D = V dd$, $V_Q \neq 0$), the intermediate potential on the floating gate at the drain side reduces the vertical field between the drain and the gine. The lateral drain field is reduced by having the drain awhy from the gate edge and/or by the gradual change in the lateral doping profile if an LDD implant is performed. In the ON late (Vox0), the floatspacer (LDD region), thereby lowering the series resistance of both the source side and the drain side. Ind acts like a floatimined by both the ing gate potential results in an accumulation layer under the ing gate. The floating gate potential is ded the gate by a thin deposited oxide (200A),

MEDICI simulation results comparing the three types of the FGS device is approximately half of the non-LDD device devices show that the maximum OFF state electric field for and foughly the same as the oxide spacer LDD device (Fig. 2). which indicates that the leakage in both the FGS device and LDD device. However, in the ON state, the electron density in the oxide spacer device should be smaller than in the nonthe LDD region is two orders of megnitude higher in the FGS device than in the oxide spacer device (Fig. 3), which implies that the ON current will be significantly larger in the FGS device than in the oxide spacer device.

Device Fabrication

We have fabricated the polysilicon NMOS FGS TFT along with the oxide spacer TFT, and the conventional non-LDD TFT, using a low temperature process. The main processing steps for the FOS TFT devices are illustrated in Fig. 4.

Sjitcon wafers with 5000Å themilily grown oxide were used as starting substrates. A 1100 Å thick Si channel layer was deposited at 550°C in amorphols form by low-pressure chemical vapor deposition (LPCVD). The a-Si film was then crystallized during a 20-hour anneal in Ar at 600°C. The crystallization was verified by X-ray diffraction (XRD). After the definition of polysilicon islands, 500Å of gate oxide was 600'C In O2 for 10 hours, and then in N2 for 2 hours. The gate 5x1013cm.3. For the FOS devices, a thin oxide (200A) was ited. Side-wall spacer etch was then performed for the FGS LDD devices were not subjected to the LDD implant and the deposized by TPCVD at 400°C, and subsequently densified at polysilicon was deposited and patterned. Some wafers were subjected to an LDD implant with doses of 1x1013cm-2 or deposited, followed by a 5500Å side-wall polysilicon deposition. For the oxide apacer devices, a 5400Å oxide was deposdevices and the oxide spacer devices separately. The nonside-wall deposition/etching. After a self-aligned source/ drain/gate implant (As+, 1x1015cn13), the isolation oxide was deposited. The dopants were activated during a 600°C Ar aimeal for 1.5 hours. The isolation oxide also acted as a cap to prevent the dopants from out-diffusion during activation inneal. Contact lithography and contact eich were then carried out. Finally, alununum was deposited and defined, followed by a forming gas anneal at 400°C for 45 minutes. The key processing conditions for the PGS TFT devices are summarized in Table 1:

0.7803-1450-6 \$3.00 © 1993 IEEE

392-1EDM 93

Partial translation of "Electronic Circuits for Information Systems Vol. II" written by Tatsuo Higuchi et al. (Shokoudo)

Chapter 9 Analog Switching Circuits

9.1 Fundamentals, p. 46, 11. 6-11

A CMOS switch, in which a pair of complementary transistors is connected in parallel with each other so as to be turned ON simultaneously, is effectively applicable as shown in FIG. 9.1(b). FIG. 9.1(b) also shows a relationship between the input voltage and the conductance of the switch. Either the PMOS transistor or NMOS transistor operates as shown in FIG. 8.29 to charge or discharge the capacitor to the input voltage level. Accordingly, the conductance of the switch in ON state is sufficiently large irrespective of its input voltage. In addition, its output voltage is equal to its input voltage thereof.